ABSTRACT In this paper, a hybrid wide drain polycrystalline silicon (poly-Si) fin-like thin-film transistor (FinTFT) for radio frequency (RF) applications is fabricated. A high I ON /I OFF current ratio (>10 8 ) and favorable gate control (SS = 198 mV/dec) are observed, and a high cutoff frequency (f T = 9.55 GHz @ V DS = 1 V and 12.45 GHz @ V DS = 2 V) is achieved. The hybrid wide drain poly-Si FinTFT developed in this paper exhibits excellent gate controllability and good high-frequency characteristics as compared with the conventional poly-Si TFT. The effect of the extended length of wide drain on the high-frequency characteristics of poly-Si FinTFT is investigated and analyzed by using the extracted small-signal parameters. Increasing the extended length not only can improve the high-frequency performance which degrade due to additional fringing capacitance in 3-D multigate structure but also can increase the breakdown voltage. This result suggest the possible use of the poly-Si TFT technology for RF integrated circuits and show a great potential to the future system on panel or system on glass.
I. INTRODUCTION
Polycrystalline silicon thin-film transistors (poly-Si TFTs) exhibit high carrier mobility and therefore a fast transient response and high current driving capability. Extending the operating frequency of poly-Si TFT IC into the radio frequency (RF) range to realize system on panel (SoP) or system on glass (SoG) has become a goal. Some studies have demonstrated the RF performance of the poly-Si TFT [1] - [5] . However, the gate controllability of poly-Si TFTs has not been considered in the literature. The RF performance continues to improve but the subthreshold slope and off drain current degrade with aggressive device scaling. Multigate structures are demonstrated to be robust against short-channel effects (SCEs) [6] . Nevertheless, the high parasitic gate capacitances of multigate transistors degrade RF performance owing to their non-planar architectures [7] . The impact of parasitic components on the RF performance of fin-like TFTs (FinTFTs) is reported and the geometry design is carried out [8] , [9] . Therefore, improving the RF characteristics of multigate transistors is an important issue. In our previous work [10] , [11] , a hybrid nanowire LDMOS and a hybrid GAA HVTFT with an intrinsic drift were designed for high-power applications. These hybrid structures exhibit a high breakdown voltage, a low specific ON-resistance and excellent electrical characteristics. The aim of this work is to explore the potential uses of poly-Si FinTET technology in the RF application. In this work, the N − -doped drift region instead of the intrinsic drift region, is utilized to enhance RF performance. A hybrid wide drain RF poly-Si FinTFT is, for the first time, proposed and demonstrated. A cutoff frequency (f T ) as high as 12.45 GHz at V DS = 2V is achieved, revealing that the poly-Si TFT has potential for RF applications up to 1.2 GHz.
II. EXPERIMENTS
Hybrid wide drain poly-Si TFTs are fabricated on a 6'' silicon wafer with a 1 µm thick layer of wet oxide as the substrate. First, a 100 nm thick undoped amorphous silicon (α-Si) layer is deposited by low pressure chemical vapor deposition (LPCVD) at 550 • C and then irradiated by a continuous-wave (CW) laser with a laser power of 5.5 W at a scanning speed of 6 cm/s to become poly-Si. Unlike devices with Si substrate, low temperature process are used to crystallize α-Si due to the thermal budget limit imposed by glass substrate. The active region is then patterned by electron-beam lithography and transferred by reactive ion etching (RIE). Subsequently, a 50-nm thick tetra-ethyl-orthosilicate (TEOS) layer is deposited by LPCVD to form as a gate insulator and a 100-nm thick in situ n + poly-Si is formed as a gate electrode. Thereafter, the N − drift and S/D regions are implanted with phosphorus at 15 keV at doses of 5×10 14 cm −2 and 5×10 15 cm −2 , respectively. Dopants are activated by low-temperature microwave annealing (MWA) at 2.4 kW for 300 s below 550 • C. Finally, a TEOS oxide passivation layer is deposited and Al-Si-Cu metallization is carried out.
On-wafer two-port measurements are taken using groundsignal-ground (GSG) RF probes and an Agilent N5245A Network Analyzer. The measured s-parameters are then deembedded by subtracting the OPEN dummy. Different control biases are applied from an HP 4142B source measure unit. After de-embedding, the f T and f max are determined as the frequency where the short circuit current gain |h 21 | 2 and the frequency where the maximum stable gain/maximum available gain (MSG/MAG) or unilateral power gain (U) are equal to 0 dB, respectively (shown in Fig. 1 ). Fig. 2 (a) and (b) present a scanning electron microscope (SEM) image of a poly-Si FinTFT with a channel length of 0.2 µm. A hybrid design with a multiple nanowire channels and a wider drain region is illustrated in Fig. 2 (b) . The wider drain region is extended from the drain toward the source and part of the N − drift region is within this extended region. The extended length (L EX ) is defined in Fig. 2 . The length of the source/drain extension (SDE) region of the FinFET is crucial, and a tradeoff exists between parasitic resistance and capacitance [8] . Here, a hybrid wide drain is designed to improve RF performance. Fig. 2 (c) shows the crosssectional transmission electron microscopy (TEM) image of a single nanowire (NW) along A-A' direction in Fig. 2 (a) . The multigate nanowire structure is adopted to improve gate controllability and suppress the SCEs. The bottom side of each channel wire (W 0 ) is about 135 nm. The measured width of each channel wire (W nw ) is approximately 225 nm and the number of fins is 200. Therefore, the effective channel width W eff is 45 µm. Fig. 3 plots the normalized transfer characteristic curves of the poly-Si FinTFTs with various L EX . The characteristics of all three devices are similar, except that the drain current slightly increases with L EX . The series resistance of poly-Si FinTFT due to source/drain extensions cause a reduction of the effective drain-source voltage [12] . As the extended length (L EX ) increase, the voltage drops across the N − region reduce, and the current is improved. The field-effect mobility (µ FE ) extracted from the peak linear transconductance at V DS = 0.1 V is listed in the inset table. The value of µ FE is slightly increases with L EX . The drive current is normalized to the effective channel width at V GS = 3 V and V DS = 1 V. By extending the L EX , the breakdown voltage (V BD ) increased due to a gradual electric field distribution [10] . The values of V BD are also listed in Fig. 3 . Fig. 4 plots the cutoff frequency (f T ) and maximum oscillation frequency (f max ) as functions of drain current for polySi FinTFTs. Both f T and f max increase with L EX , reaching maximum values of 9.55 GHz and 6.9 GHz, respectively, when L EX = 0.8 µm. To analyze further the high-frequency performance, the parameters of the small-signal equivalent circuit are extracted using the method of Lovelace et al. [13] . Fig. 5 plots the extracted small-signal parameters as functions of drain current. The extracted g m and C gd increase and the Rd and R ds (= 1/g ds ) decrease as L EX increases. Since the structure on the source side remains unchanged as the wide drain region is extended, the values of C gs , R g and R s are similar. The intrinsic transconductance (g m ) is affected by the effective channel width W eff . The slight increase of the extracted g m with L EX may due to slight increment in W 0 as well as that in W eff under electron-beam lithography at the same exposure dose. In this work, the effect of drain resistance is very important. The cutoff frequency that takes source and drain resistance into account can be expressed as follows [14] :
III. RESULTS AND DISCUSSION
where g m represents the intrinsic transconductance; C gs and C gd are the gate-to-source and gate-to-drain capacitance, respectively. R s and R d are the source and drain resistance, respectively. The cutoff frequency is proportional to g m and inversely proportional to C gd and R d . Hence, the better f T of poly-si TFT with larger L EX is mainly attributed to the change in R d . The approximate expression for f max is given by [15] .
where g ds is the output conductance; R g is the gate series resistance, and R d is the drain series resistance. In the case of a device with larger L EX , the large cross-section of the N − region results in low R d , low R ds (high g ds ) and high C gd . Therefore, the difference between the f max of the poly-Si TFT with L EX = 0 µm that with L EX = 0.8 µm is smaller than the difference between the f T values of those TFTs. In Fig. 4 , one can also observe that f max is smaller than f T due to high gate resistance [16] . Poly-Si TFTs with a long channel or a metal gate have a low gate resistance, and therefore a high f max . Table I lists the electrical parameters of the poly-Si FinTFTs with various W 0 and L EX . As can be seen, both f T and f max decrease as the W 0 decrease due to additional fringing capacitance associated with the 3-D nature of the multigate [17] . Schematic plots of poly-Si FinTFT with the corresponding fringing capacitances are shown in Fig. 6 . Samples C and D have a wide W 0 and a favorable high-frequency performance but a poor gate controllability. However, with a narrow W 0 and a hybrid wide drain, sample B has an excellent I ON /I OFF current ratio, subthreshold swing (SS) and an f T value of 9.55 GHz, which can be compared to 9.89 GHz for sample C. Although the f T value of sample D reaches approximately 11 GHz, the low I ON /I OFF ratio and high SS are not suitable for SoP applications. In addition, the power gain is increases with L EX . The largesignal power gain at 1-dB compression is 2.71 dB for device with L EX = 0 µm and 3.39 dB for device with L EX = 0.8 µm at the frequency of 860 MHz with V G = 0 V and V DS = 2 V. Table II presents a comparison with other previously proposed SoP applications using poly-Si TFTs. A high f T value of about 12.45 GHz at V DS = 2 V is obtained herein.
IV. CONCLUSION
The high-frequency performance of poly-Si FinTFTs is investigated. A short channel (L = 0.2 µm) device, multigate structure is adopted to against SCE and wide drain design is used to improve the RF performance and the breakdown characteristics. Increasing L EX can improve the high-frequency performance and preserve a low SS as well as the high I ON /I OFF current ratio of the poly-Si FinTFTs with narrow W 0 . High f T (12.45 GHz @V DS = 2 V) and I ON /I OFF current ratio (>10 8 ) are presented as compared to the previously reported. Therefore, the hybrid wide drain poly-Si FinTFT with narrow W 0 can feasibly be used in SoP or SoG. 
